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The sensitivities are rather small.
Furthermore, the voltage gain of each fdter is also independently adjustable; for example, the lowpass, bandpass, highpass, notch gains are varied by R,, R2, R,, and R, and R,, respectively. The allpass filter gain is varied by R3, R2 and R, according to the following ratio: R',IR, = R',IR, = R',IR, = k. Experimental results: The circuit of Fig. 1 was constructed using high-performance CCII+ implementation [2] . The CCII+ was constructed using an operational amplifier (LF356N) together with current mirrors composed of transistors (25A945 and 25C733). The passive element values to achieve this performance were C, =
. The amplitude and phase frequency responses of the allpass filter are shown in Fig. 2 Efficient blind signature scheme based on quadratic residues
C.-I. Fan and C.-L. Lei
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The authors propose an efficient blind signature scheme based on quadratic residues. It takes only a few computations to obtain and verify a legal signature in their scheme. The security of the scheme depends on the difficulty of solving the square roots of quadratic residues without trapdoors.
Introduction: Blind signatures are significant primitives of modem cryptography. They have been widely used in many important cryptographic services, especially in those services that emphasise the privacy of users, such as untraceable election services and untraceable payment services [l -41. To guarantee the quality of these cryptographic services, a secure and efficient blind signature scheme is greatly desired. Based on the quadratic residues, we propose an efficient blind signature scheme. Under a modulus n, x is a quadratic residue (QR) in Z,' if there exists an integer y in Z,," such that y2 3 x. Given x, it is infeasible to compute the square root y if n contains large prime factors and the factorisation of n is unknown [5] . In our proposed blind signature scheme, it only takes some elementary arithmetic computations and one inverse operation to obtain a legal signature. Also, to verify a signature, only elementary computations are needed. Our blind signature scheme satisfies low-computation requirements and is suitable for a low-power environment, such as mobile communications. The security of our scheme relies on the difficulty in computing QRs, and it is computationally infeasible for the signer to derive the exact correspondence between the message he actually signs and the signature submitted by a requester for verification.
The scheme; There are two kinds of participants, the signer and the requesters, in a blind signature system. A requester requests signatures from the signer, and the signer issues blind signatures to the requester. Our protocol consists of four phases: (i) initialisation, (ii) requesting, (iii) signing and (iv) extraction. The signer publishes the necessary information in the initialisation phase. To obtain a signature, a requester submits an encrypted version of the message to the signer in the requesting phase. I n the signing phase, the signer computes the blind signature of the message, and then sends the result back to the requester. Finally, the requester extracts the signature from the result he receives in the extraction phase. The details of our scheme are presented as follows. (ii) Analysis: We discuss the correctness, the security and the performance of our proposed scheme in this section. Theorem 1 ensures the correctness of our proposed scheme. 
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Given an integer w, it is computationally infeasible to derive any square root of IY in Z,z* without the trapdoors p,, p,, p3, and p4 [5] . In addition, gwen an integer w, a solution (al, a2) of the congruence a12+Aa2 = w mod n cannot be found by the PollardSchnorr algorithm since gcd(A, n) # 1 [7] . In addition, since the plaintext rn contains appropriate redundancy, it is infeasible to construct an unauthorised signature In our scheme, to obtain a signature, the requester performs six multiplications and one addition operations in the requesting phase, and one inverse, six multiplication, one addition, and one subtraction operations in the extraction phase. Only six rnultiplications, one addition and one comparison operations are needed to verify a signature. All the above computations are performed in z* .
Conclusions: Based on the quadratic residues, a secure and efficient blind signature technique has been presented. The correctness, security and performance of the proposed scheme have also been discussed. Our blind signature scheme possesses adequate security, and protects the privacy of all requesters against the signer. Furthermore, it achieves the low-computation requirements for the requesters. An integrated circuit is described which uses a 32-phase clock to record the arrival time of incident particles. The chip architecture is such that data can be acquired continuously with a temporal resolution of Ins and with a peak input frequency approaching 5OOMHz. The device incorporates cache memory and write only if data (WOID) techniques to maximise the throughput of the chip.
Introduction: There is increasing interest in using ASIC techniques to record the arrival position of charged particles in spectrometer systems. These recording techniques typically consist of a 1-D array of charge capture electrodes mounted at the output of microchannel plate electron multipliers [ 11. The electrodes are followed by integrated processing electronics [2] , such that each electrode connects to an amplifier, comparator, counter, etc. Thus an array of counters records how many particles arrive at a given spatial location in a given accumulation period. This Letter reports an extension of such techniques to record precise temporal as well as spatial information yielding a 'where and when' particle detector. Such instruments are of potential use in time of flight (ToF) and particle coincidence spectrometers.
The integrated front-end processing electronics are still under development and will be reported at a later date. Essentially they consist of an array of current mode preamplifiers followed by voltage mode comparators. Current mode techniques have been employed essentially to reduce crosstalk and avoid pulse pile-up problems. This Letter discusses salient features of the time recording digital circuitry.
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Fig. 1 Block diagram of' phase interpolating counter
latches, and clocks 0 to 31 are used to latch the data sequentially. A 32ns sample of the incoming data is consequently stored in the latches. Since these clocks are sequentially continuous, this 3211s sample is successively overwritten. To allow for deadtimeless data acquisition, the first 16ns of the sample is latched to a temporary storage register on the rising edge of CLK23 and thus appears on the input lines of cache memory (RAM1) every 3211s. Memory RAM1 is 16bits wide and 50 words deep. A single bit circulating in a 50bit cyclic shift-register, part of CONTROLI, points at the next RAM1 location. Data are written to the selected location, and the shift register incremented if, and only if, events have occurred in the 16ns sample. This conditional writing takes place on the rising edge of CLK16. Thus data latched by CLK23 have a 24ns setup time before being written to memory by the next CLK16. The second 1611s sample of data in the 32ns period is written into the second block of cache memory, RAM2, in exactly the same way, although the clocks used are necessarily 1611s out of phase.
Read out of the contents of each RAM is controlled by a separately clocked, read, cyclic shift register. This is identical to the write register but runs at a fined frequency of one-eighth of the 31.25MHz system clock. The read and write registers are interlinked to generate a CATCHUP signal if the read register catches up with the write register. This is used to inhibit the read function.
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Fig. 2 Single delay element
Phase locked delay line: The delay element is shown in Fig. 2 . It has been designed to enable simultaneous control of the rise and fall times of both edges of the input pulse. This allows an equal marked space ratio to be preserved and ensures that the 32ns pulse does not vanish as it traverses the delay line [4] . The control voltage V,, maintained by feedback circuitry, is increased to reduce the delay through the buffer and decreased to increase it. Weak transistors T6, T7 are held on and are designed to flatten the delayed control voltage characteristic about the intrinsic delay of the delay element. 
